## Application/Control No. O9/960,495 Applicant(s)/Patent Under Reexamination AMISHIRO ET AL. Examiner Timothy J Sutton Applicant(s)/Patent Under Reexamination AMISHIRO ET AL. Page 1 of 1

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-2002/0033519	09-2001	Babcock et al.	257/536
	В	US-6,232,104	05-2001	Lishanski et al.	435/6
	C	US-5,135,882	08-1992	Karniewicz, Joseph J.	257/538
	D	US-6,130,139	10-2000	Ukeda et al.	438/353
	E	US-			
	F	US-			
	G	US-			
	н	US-			
	-	US-			
	J	US-			
	К	US-			-11-
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q				·	
	R					
	s					
	т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Wolf, S., Silicon Processing for the VLSI ERA-Volume 2: Process Integration, 1990 by Lattice Press, Volume 2, pages 48-49.
	v	
	w	
	x	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYYY format are publication dates. Classifications may be US or foreign.